Aleandro/Progetto-reti-logiche
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
259f6d5803718e7a068c32b9d56d560df50ca398
Progetto-reti-logiche/progetto_reti_logiche.sim/sim_1/synth/timing/xsim/xsim.ini
T
Aleandro 259f6d5803 Initial commit
2026-06-12 20:37:03 +02:00

2 lines
39 B
INI
Raw Blame History

xil_defaultlib=xsim.dir/xil_defaultlib
Reference in New Issue View Git Blame Copy Permalink