Files
Progetto-reti-logiche/progetto_reti_logiche.hw/progetto_reti_logiche.lpr
T
2026-06-12 20:37:03 +02:00

8 lines
418 B
ObjectPascal

<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2025.2 (64-bit) -->
<!-- -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. -->
<!-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved. -->
<labtools version="1" minor="0"/>