# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../opt/Xilinx/2025.2/data/rsb/busdef" \
"project_tb_edge_time_synth.v" \

# Do not sort compile order
nosort
